Fri. May 17th, 2024

IGNOU MCS-012 Solved Assignment 2022-2023

IGNOU MCS-012 Solved Assignment 2022-2023

Course Code MCS-012
Course Title Computer Organisation and Assembly Language Programming
Assignment Number MCA(I)/012/Assign/2022-23
Maximum Marks 100
Weightage 25%
Last Dates for Submission 31st October, 2022 (For July, 2022 Session)
15th April, 2023 (For January, 2023 Session)

There are four questions in this assignment, which carries 80 marks. Rest 20 marks are for viva voce. You may use illustrations and diagrams to enhance the explanations. Please go through the guidelines regarding assignments given in the Programme Guide for the format of presentation. Answer to each part of the question should be confined to about 300 words. Make suitable assumption, if any.

Question 1:
(a) Please refer to Figure 4 of Unit 1 of Block 1 on page 11 of Instruction execution example. Assuming a similar machine is to be used for execution of the following three consecutive instructions:

LOAD A ; Load the content of Memory location A into the Accumulator Register.
ADD B ; Add the content of memory location B from Accumulator Register.
STOR C ; Stores the content of Accumulator register to memory location C.

However, this machine is different from the example of Figure 4 in the following ways:

  • Each memory word of this new machine is of 64 bits in length.
  • Each instruction is of length 64 bits with 24 bits for operation code (opcode) and 40 bits for specifying one direct operand.
  • The Main Memory of the machine would be of size 240 words.
  • The three consecutive instructions are placed starting from memory location (000000FFFE)h ; operand A is at location (00000FFFF1)h and contains a value (0000051121)h, Operand B is at location (00000FFFF2)h and contains a value (00050048FE)h and operand C is at location (00000FFFF3)h and contains a value (0000000000)h.
  • The AC, IR and MBR registers are of size 64 bits, whereas PC and MAR registers are of size 40 bits. The initial content of PC register is (000000FFFE)h

Draw the diagrams showing the following information:
(i) Initial State of the machine with the addresses and content of memory locations in hexadecimal. Show only those address locations of the memory that store the instruction and data. Also show content of all the stated registers. 
(ii) Draw three more diagrams, each showing the state of machine after execution of every instruction viz. LOAD, ADD and STOR. Show the changes in the values of Registers and memory locations, if any, due to execution of instruction. Show all the addresses and values in hexadecimal notations. 

(b) Perform the following conversion of numbers: 
i) Decimal (6545679870)10 to binary and hexadecimal
ii) Hexadecimal (ABCDEFF90)h into Octal.
iii) String “Assembly Language Programming” into UTF 8
iv) Octal (2345671)O into Decimal

(c) Simplify the following function using K-map: F(A, B, C, D) = Σ (0, 1, 4, 5, 9, 10, 15)
Draw the circuit for the resultant function using NAND gates.

(d) Consider the Adder-Subtractor circuit as shown in Figure 3.15 page 76 of Block 1. Explain how this circuit will perform subtraction (A-B), if the value of A is 1001 and B is 0111. You must list all the bit values including Cin and Cout and overflow, if any.

(e) Explain the functioning of a 4 × 1 multiplexer with the help of logic diagram and example input.

(f) Assume that a source data value 1101 was received at a destination as 1111. Show how Hamming’s Error-Correcting code bits will be appended to source data, so this error of one bit is identified and corrected at the destination. You may assume that transmission error occurs only in the source data and not the source parity bits.

(g) Explain functioning of J-K flip flop with the help of a logic diagram and characteristic table. Also explain the excitation table of this flip-flop.

(h) Explain the functioning of a master-slave flip-flop with the help of a diagram.

(i) Represent (-49.125)10 and (0.00000025)10 in IEEE 754 single precision and double precision formats.

Question 2:
(a) Refer to the Figure 2(b) on page 8 in Unit 1 of Block 2. Draw the Internal organisation of a 16×4 RAM. Explain all the Input and Output of this organisation. Also answer the following:

(i) How many data input and data output lines does this RAM needs? Explain your answer.
(ii)How many address lines are needed for this RAM? Give reason in support of your answer.

(b) A computer has 1 MB RAM with each memory word of 8 bits. It has cache memory having 256 blocks having a size of 64 bits (8 memory words). Show how the main memory address (03FAC)h will be mapped to cache address, if
(i) Direct cache mapping is used
(ii) Associative cache mapping is used
(iii)Two way set associative cache mapping is used.

You should show the size of tag, index, main memory block address and offset in your answer.

(c) Explain the process of interrupt handling with the help of a diagram.

(d) What is DMA? Explain with the help of a flowchart. Differentiate between the working of DMA and I/O processor.

(e) Assume that a disk has 256 tracks, with each track having 64 sectors and each sector is of size 1 M bits. The cluster size in this system can be assumed to be as 4 sectors. A file having the name bcaassignment.txt is of size 32 MB. Assume that disk has 64 free – continuous clusters. How can this file be allotted space on the disk? Also show the content of FAT after the space allocation to this file. You may make suitable assumptions.

(f) Explain the following, giving their uses and advantages/disadvantages, if needed. (Word limit for answer of each part is 100 words ONLY)
(i) Programmed Input/Output
(ii) Access time computation on Hard disk

(iii) CD-ROM
(iv) Resolution of a scanner
(v) Printer Technology
(vi) Capacitor-based Keyboards

 

To get the solution of the official assignment of MCS-012 for July 2022 and January 2023, click on the button below:

Pay Now

 

Question 3:
(a) A single core uniprocessor system has 16 general purpose registers. The machine has 1MB RAM. The size of every general-purpose register and memory word is 32 bits. The computer uses fixed length instructions of size 32 bits each. An instruction of the machine can have two operands. One of these operands is a direct memory operand and other is a register operand. Both these operands use direct addressing. An instruction of a machine consists of bits for operation code, bits for memory operand and bits of register operand. The machine has about 64 different operation codes. The special purpose registers, which are other than general purpose registers, are – Program Counter (PC), Memory Address Register (MAR), Data Register (DR) and Flag registers (FR). The first register of the general-purpose registers can be used as Accumulator Register. The size of Integer operands on the machine may be assumed to be equal to the size of accumulator register. In order to execute instructions, the machine has another special register called Instruction Register (IR) of size 32 bits, as each instruction is of this size. Perform the following tasks for the machine. (Make and state suitable assumptions, if any.)

(i) Design suitable instruction formats for the machine. Specify the size of different fields that are needed in the instruction format. Also indicate how many bits of the instructions are unused for this machine. Explain your design of instruction format. Also indicate the size of each register.

(ii) Demonstrate two valid instructions of the machine; put some valid data values in registers and memory locations and show the execution of these two instructions.

(iii)Assuming that the instructions are first fetched to Instruction Register (IR), memory operand is brought to DR register and result of an operation is stored in the Accumulator register; write and explain the sequence of micro-operations that are required to fetch and execute an instruction, which performs addition of a memory operand and a register operand. The result is stored in the accumulator register. Make and state suitable assumptions, if any.

(b) Assume that you have a machine, as shown in section 3.2.2 of Block 3 having the micro-operations given in Figure 10 on page 62 of Block 3. Consider that R1 and R2 both are 8 bit registers and contains 10100101 and 11000110 respectively. What will be the values of select inputs, carry-in input and result of operation (including carry out bit) if the following micro-operations are performed? (For each micro-operation you may assume the initial value of R1 and R2 as given above)
(i) Increment R1
(ii) Subtract R2 from R1
(iii)Exclusive OR of R1 and R2
(iv) Shift left R1

(c) Consider that an instruction pipeline has five stages namely instruction fetch (F), Instruction Decode (D), Operand Fetch (O), Instruction Execute (E) and store results (S). Draw an instruction pipeline diagram showing execution of five sequential instructions using this pipeline. What are the problems of this instruction pipelining?

(d) Explain the functioning of micro-programmed control unit with the help of a diagram. Is Wilkes control Unit uses microprogramming? Explain.

(e) Explain the use of large register file in RISC? Also, explain the optimisation of RISC pipelining.

Question 4:
(a) Write a program using 8086 assembly Language (with proper comments) that accepts four different digits input from the keyboard. Each digit is first converted to binary equivalent and then smallest of these digits is put in AL register. This AL register is to be added in each value of a byte array of size 9, which is stored in the memory. You may assume the byte array has the value 01h, 03h 02h, 03h, 00h, 01h, 02h, 01h, 04h. Make suitable assumptions, if any.

(b) Write a NEAR subroutine using 8086 assembly Language (with proper comments) that returns the largest value in a byte array of length 4-bytes. All the four values of the byte array are passed to the subroutine in a stack. You should write both the calling program and subroutine.

(c) Explain the following in the context of 8086 Microprocessor : 
(i) Use of segment registers with the help of example
(ii) Interrupt handling in 8086 micro-processor
(iii)Any four bit manipulation instructions in 8086 micro-processor

To get the solution of the official assignment of MCS-012 for July 2022 and January 2023, click on the button below:

Pay Now

 

Note : After the successful payment, you will be redirected to the solution page. In addtion, if you are not getting redirected feel free to mail me at prasantasmath@gmail.com and also can Whatsapp me on the number 7980608289.

BCA 1st Semester Solved Assignment 2022-2023

BCA 2nd Semester Solved Assignment 2022-2023

BCA 3rd Semester Solved Assignment 2022-2023

BCA 4th Semester Solved Assignment 2022-2023

BCA 5th Semester Solved Assignment 2022-2023

BCA 6th Semester Solved Assignment 2022-2023

MCS-012 Assignment for July 2022-January 2023

Subscribe my Youtube channel : Learning Science

Leave a Reply

Your email address will not be published. Required fields are marked *

Insert math as
Block
Inline
Additional settings
Formula color
Text color
#333333
Type math using LaTeX
Preview
\({}\)
Nothing to preview
Insert
error: Content is protected !!